



JPW

Docket No.: M4065.0900/P900
(PATENT)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:
Ramin Ghodsi

Application No.: 10/822,785

Confirmation No.: 3196

Filed: April 13, 2004

Art Unit: 2818

For: MULTI-CELL RESISTIVE MEMORY
ARRAY ARCHITECTURE WITH SELECT
TRANSISTOR

Examiner: Not Yet Assigned

STATUS INQUIRY

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Dear Sir:

It is respectfully requested that the attorney named below be advised of the status of the above-identified application. Please advise us of when we might expect to receive an Office Action from the Patent and Trademark Office.

Dated: May 16, 2005

Respectfully submitted,

By 

Thomas J. D'Amico

Registration No.: 28,371

Christopher S. Chow

Registration No.: 46,493

DICKSTEIN SHAPIRO MORIN &

OSHINSKY LLP

2101 L Street NW

Washington, DC 20037-1526

(202) 785-9700

Attorneys for Applicant